In re the	e Application of: FURUHATA et 🚓)	Case Docket	No. 15	.17/505
	Io.: 09/599,477) June 23, 2000 SEMICONDUCTOR DEVICES INCLUDING A NON-VOLATILE) MEMORY TRANSISTOR)	Examiner: Dickey, T. TECHNOLOGY	ل ت	22
	EE ISSIONER OF PATENTS gton, D.C. 20231	OGY CENTER	FEB 27 2003	RECEIVE
Sir:		ER 28	03	
Transm — — —		Continued Examination in the above-identified application FR 1.9 and 1.27 has been established by a verified statement p	oreviou	sly
The fee	has been calculated as shown below:			
	CLAIMS HIC	GHEST NO		

	CLAIM REMA AFTER AMEN	INING	_	EST NO IOUSLY FOR	PRES EXTR	ENT RA RATE	ADDIT FEE	OR	RATE	ADDIT. FEE
TOTAL INDEP CLAIMS * FIRST PRESENT	35 5 ATION (MINUS MINUS OF MULTIPLE D	34 5 DEP. CLA	= = AIM	1 0 TOTA	x x + AL	\$0 \$0 \$ \$0	OR OR OR OR	x 18 x 84 + 280 TOTA	\$18 \$ \$0 L \$18

Please charge Deposit Account No. 50-0585 the amount of \$___ to cover the extension fee and also the amount of \$___ to cover the claim fee. A duplicate copy of this sheet is enclosed.

A check in the amount of \$ 110 to cover the extension fee is enclosed.

A check in the amount of \$ 18 to cover the filing fee for additional claims is enclosed. A check in the amount of \$ 750 to cover the RCE fee is enclosed.

A check in the amount of \$ _____ to cover the Information Disclosure Statement fee is enclosed.

The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit <u>X</u> any overpayment to Deposit Account No. No. 50-0585. A duplicate of this sheet is enclosed.

- Any filing fees under 37 CFR 1.16 for the presentation of extra claims. <u>X</u>
- \mathbf{X} Any patent application processing fees under 37 CFR 1.17.

Respectfully submitted,

Alan S. Raynes

Registration No. 39,809

KONRAD RAYNES VICTOR & MANN, LLP

315 South Beverly Drive, Suite 210

Beverly Hills, CA 90212

(310) 556-7983 (voice)

(310) 556-7984 (fax)

Customer No. 24033

Dated: February /3, 2003

Certificate of Mailing

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Box RCE, Commissioner for Patents, Washington, D.C. 20231 on February <u>18, 2003</u>.



Group Art Unit: 2826

TECHNOLOGY CENTER 2800

Serial No.: 09/599,477)
Filed: June 23, 2000) Examiner:
For: SEMICONDUCTOR DEVICES)

Examiner: Dickey, T.

For: SEMICONDUCTOR DEVICES
INCLUDING A MULTI-WELL AND
SPLIT GATE NON-VOLATILE

In re the Application of: FURUHATA et al.

MEMORY TRANSISTOR STRUCTURE

AMENDMENT

Box RCE Commissioner for Patents Washington, D.C. 20231

Dear Sirs:

Applicant filed a Notice of Appeal in response to the Office Action dated June 17, 2002. the Notice of Appeal was mailed to the Office on Monday, Nov. 18, 2002 and was apparently entered by the Office on Nov. 22, 2002. Applicant has filed an Request for Continued Examination and petition for extension of time together with this Amendment. Applicant respectfully requests entry and consideration of the following:

IN THE CLAIMS:

Please add new claim 35 as follows:

--35. (new) A semiconductor device according to claim 33, wherein the non-volatile memory transistor includes a source, a drain, a gate insulation layer, a floating gate, an intermediate insulation layer adapted to act as a tunnel insulation layer, and a control gate, wherein the intermediate insulation layer includes at least three insulation layers, wherein a first layer of the at least three insulation layers contacts the floating gate, a third layer of the at least three insulation layers contacts the control gate, and a second layer of the at least three insulation layers is located between the first and third layers, wherein the first, second, and third layers each comprise silicon oxide.--

as't